Ea-r-th
|
5b0819a300
|
Timer test
|
2026-03-11 00:31:40 -07:00 |
|
Ea-r-th
|
43bdee4406
|
Refactored timer for F0
|
2026-03-06 21:12:09 -08:00 |
|
Ea-r-th
|
b50e7c25f6
|
Finish testing stage
|
2025-11-07 00:20:43 -08:00 |
|
Ea-r-th
|
a1458de235
|
Fixed PWM mode
|
2025-11-06 00:41:46 -08:00 |
|
Ea-r-th
|
12aedf1ff9
|
Abstracted registers for PWM and other timer modes
|
2025-11-05 18:15:32 -08:00 |
|
Ea-r-th
|
d846897296
|
Finished timer refactor
|
2025-10-17 01:16:11 -07:00 |
|
Ea-r-th
|
6c8fa459f8
|
Finished ADC, updating timer code
|
2025-10-17 00:59:12 -07:00 |
|
Ea-r-th
|
f980e62407
|
Finished ADC methods
|
2025-09-22 19:36:19 -07:00 |
|
Ea-r-th
|
b2d10f5e5e
|
Unified all current peripheral implementation syntax with macros
|
2025-09-15 01:20:33 -07:00 |
|
|
|
b2c41e2cb4
|
Added alternate function inits for USART
|
2025-09-07 21:30:32 -07:00 |
|
|
|
35bc902187
|
Bare functionality finished for basic GPIO pin abstraction
|
2025-09-02 00:12:08 -07:00 |
|
|
|
33fc098dfc
|
Changed SHAL_Peripheral to take in a void* of any peripheral struct, and added SHAL_Peripheral_Register for individual registers
|
2025-08-30 16:57:52 -07:00 |
|
|
|
2da3413329
|
Changed bitmask to offset in peripheral struct to support different register patterns
|
2025-08-30 15:54:42 -07:00 |
|
|
|
098e57eb2f
|
Added CORE general include header discerning STM32 platform includes and containing global structs and defines
|
2025-08-29 23:21:56 -07:00 |
|
|
|
45abfc6c88
|
Changed directory structure to eventually support multi-MCU family support - added files
|
2025-08-29 23:06:44 -07:00 |
|
|
|
a0cb980e16
|
Changed directory structure to eventually support multi-MCU family support
|
2025-08-29 23:06:22 -07:00 |
|
